


**Aessent Technology Ltd**

**aes220 High-Speed USB FPGA Mini-Module**

**Running My First Example V1.0**



## Table of Contents

1 Verifying your setup.....	3
2 Running your first example.....	5
2.1 Creating a new project.....	5
2.2 Simulating your first example.....	7
2.3 Implementing your first example.....	8
2.4 Configuring the FPGA.....	10

## Illustration Index

Figure 1: aes220 Programmer.....	3
Figure 2: Terminal Window.....	4
Figure 3: New Project Name and Folders.....	5
Figure 4: New Project Settings.....	6
Figure 5: Add Source button.....	6
Figure 6: Source File Associations.....	6
Figure 7: Launching the Simulation.....	7
Figure 8: ISim Window.....	7
Figure 9: ISim Properties.....	8
Figure 10: ISE Implementation.....	8
Figure 11: Configuration File Process Properties.....	9
Figure 12: Successful implementation.....	9
Figure 13: Loading the Configuration File.....	10

## 1 Verifying your setup:

This example is designed to ensure both PC and aes220 module are setup correctly and able to talk to each other using USB communication. For reference the source code on the PC side can be found in the aes220\_LoopbackCmdLineExample.cpp in the \Examples\LoopbackExample\CmdLine\ folder while the vhd code is in the \Examples\LoopbackExample\vhd\ folder. Both source code have however already been compiled and synthesized so it is only necessary to download/execute the relevant binary files for running the example. Note that there are two version of the .bin file for the FPGA, one for the aes220a module and one for the aes220b.

Connect the aes220 module to the PC via a USB cable.

Open aes220Programmer (in \aes220\_win\_files\bin\aes220Programmer.exe or \aes220\_win\_files\lin\aes220Programmer if on Linux)





Figure 1: aes220 Programmer

In the field beside the Configure FPGA button browse to the example folder (\Examples\LoopbackExample\vhd\l) and select the aes220x\_Loopback\_Example\_ent.bin file.

Click on Configure FPGA

**Note:** To program the FPGA flash memory with the example so that it will boot up already configured after a reset or power cycle select Program FPGA instead of Configure.

Open the Command Line window (cmd.exe) and navigate to the example CmdLine folder (\Examples\LoopbackExample\CmdLine\l) and run the loopback example: LoopbackCmdLineExample(.exe)



```
~/Temp: bash
File Edit View Bookmarks Settings Help
sebastien@chronos:~/Temp$ sudo ./LoopbackCmdLineExampleLin

aes220_LoopbackCmdLineExample Version 1.4.0

Sending buffer size LSB 1
Byte sent OK.
Sending buffer size MSB 2
Byte sent OK.
Sending buffer containing 513 bytes via pipe 3.
Bytes sent OK.
Sending buffer size LSB (1) to reset counter
Byte sent OK.
Bytes received OK.
Bytes received:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27,
28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53,
54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78,
79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103,
104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123,
124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144,
145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164,
165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185,
186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205,
206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225,
226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246,
247, 248, 249, 250, 251, 252, 253, 254, 255, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,
16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41,
42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66,
67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92,
93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114,
115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134,
135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155,
156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175,
176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195,
196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216,
217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236,
237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 0
```

Figure 2: Terminal Window

The example will now send a buffer to the FPGA and read it back. If no errors occur the content of the buffer received will be displayed and should consist of 513 bytes.

Note: the compiled example expects to find the libaes220-x.x.x.so library in the /windows/system32 folder (or /usr/lib/ under linux).

## 2 Running your first example

### 2.1 Creating a new project

We will now use Xilinx Web ISE tool to generate a new project. The tool is freely available from Xilinx web site (see [www.xilinx.com](http://www.xilinx.com)). For other tools, please, refer to the tool's own documentation, however the options shown here should apply whatever the tool used.

Note: only the options relevant to creating a project for the aes220 are shown here. For a deeper understanding of the different options of the Xilinx Web ISE tool, please, refer to the Xilinx documentation.

Create a new project using the **New Project Wizard**:




Figure 3: New Project Name and Folders

Note: the source files for the project and the files created by the ISE application do not have to be kept in the same folder as shown in figure 3 above.

Clicking the **Next** button brings you to the **Project Settings** form where you need to select the right device, in our case select:

**Family:** *Spartan 3A and Spartan 3AN*

**Device:** *XC3S200AN* or *XC3S400AN* depending on which module you are developing for.

**Package:** *FTG256*

**Speed:** *-4*

Optionally you can change the VHDL Source Analysis Standard to **VHDL-200X**

See figure 4 for a visual representation of the expected form once set.




Figure 4: New Project Settings

Now we need to add some source files to the project. We do this by selecting Project>>Add Source... option in the main menu of the **ISE Project Navigator** window or clicking on the icon with a green + sign located near the Hierarchy window.

If the source files for the example are in the /Sources/MyFirstExample/ directory they will appear in the **Add Source** window. Otherwise you can either move them to the directory or navigate to wherever they are. Select them all (.vhd and .ucf files) and click on **Open**.




Figure 5: Add Source button





Figure 6: Source File Associations

The **Adding Source Files** window appears showing the selected files with their **Association** set to **All** for the .vhd files and **Implementation** for the .ucf.

One of the source vhd file is, however, a test bench and as such is only valid for simulation. To correct that change the field for aes220\_MyFirstExampleTestBench-1.vhd to **Simulation**.

## 2.2 Simulating your first example



In order to simulate the example select the **Simulation** view and in the hierarchy window select the testbench. In the process window double click on the **Simulate Behavioral Model** to launch the simulation.

Figure 7: Launching the Simulation

The simulator (ISim) will open in a new window and simulate the design according to the testbench. Note that the testbench in that example is only one example of the way of writing a testbench using a test vector file (see test\_vector.tv) and displaying messages in the **Console** window at the bottom of the ISim window. The signals appearing in the graph window are the ports declared in the testbench. They can easily be renamed in the graph window (using F2 or double clicking on the name) or it is possible to simply drag the signals from the **Objects** window (select uut first in the **Instance and Processes** window) to the graph window.




Figure 8: ISim Window

Note that you can save your setup either as the default configuration file (Default.wcfg) or with a name of your choice in which case you need to set the property in the **ISE Project Navigator** window.




Figure 9: ISim Properties

## 2.3 Implementing your first example

Once the example has been simulated and is working according to expectation the next stage is to implement it. That is we will now




Figure 10: ISE Implementation

compile the program into the configuration file to be downloaded into the FPGA. Before we do so we however need to modify our example. In order to see the LED flashing we have to change the frequency at which they do so. Open the MyFirstExample.vhd file and comment out line 67:

```
if count_v = 2 then
and uncomment line 68:
if count_v = 16777215 then
```

In the ISE Project Navigator window select the **Implementation** view. Then select **Generate Programming File** in the **Processes** window and either right click on it to select **Process Properties** (or select Process>>Process Properties in the main ISE Project Navigator menu).



In the **Process Properties** window tick the **Create Binary Configuration File** option as it the file format required by the aes220programmer software to configure or program the FPGA.




Figure 11: Configuration File Process Properties

Now click **OK** to shut the window and double click on **Generate Programming File** in the **Processes** window to start the compilation. If everything goes well you will end up with 3 green ticks for the **Synthesize – XST**, **Implement Design** and **Generate Programming File** fields. If so congratulations! You are now ready to download the configuration file into the FPGA.




Figure 12: Successful implementation

## 2.4 Configuring the FPGA

Connect the aes220 module to the USB port of the PC.

Open the aes220programmer. The module serial number and other information should be displayed on the top right part of the window in the module information frame. If more than one module is plugged into the PC you can select through them using the **Module ID** on the left side of the module information frame. The **Module ID** will increment automatically, starting from 0, with each new module plugged in.

Browse to the binary file just created, which should be in the working directory selected when creating the project and click on **Configure FPGA**.

Once the configuration file is downloaded into the FPGA it will start running automatically. This is indicated by the DONE LED (D7) lighting up. Also the example will light the LED D1, D2, D3 and D4 in a counter clockwise manner. Pressing switch SW2 will change the flashing direction and pressing switch Sw1 will set the direction back to counter clockwise.




Figure 13: Loading the Configuration File

What we have done here is configuring the FPGA. However a FPGA needs configured each time it starts up. If we want the FPGA to start up in a particular configuration we need to write this one to the Flash memory inside the FPGA.

**Note:** in device Flash memory is a feature of the particular FPGA used on the aes220 module as a FPGA normally requires an external device to store the configuration binary.

To do that we simply click on **Program FGPA** instead of **Configure FPGA**. The configuration file will then get written to the Flash memory and the FPGA will get reset and start up with the configuration file present in the Flash.

**Note:** the FPGA will start up with the configuration file present in the Flash memory each time power is applied to the board, either via the USB port or one of the Vin input on connectors P1 or P2.

There is no need to use the **Erase FPGA** function. The Flash memory can be reprogrammed without erasing the memory first which reduces the numbers of write cycles to the Flash. It is also possible to load a different configuration file into the FPGA without modifying the one present in the Flash memory. Obviously if the module is reset it is then the configuration file present in the Flash that will be loaded.